TBP18S030, TBP18SA030 256 BITS (32 WORDS BY 8 BITS) PROGRAMMABLE READ-ONLY M

TBP18SA030, TBP18S030 . . . J OR N PACKAGE

(TOP VIEW)

Q0 []1

 $Q1 \prod 2$

Q2 **3**

Q3 🛛 4

Q4 🗍 5

Q5 🗌 6

Q6 🛛 7

GND 🗌 8

SDMS024 – SEPTEMBER 1979 – REVISED AUGUST 1984

15 🗋 Ĝ

14 A4

13 🗌 A 3

12 🗌 A2

11 🗌 A1

10 🗌 A0

9 🗌 Q7

- Titanium-Tungsten (Ti-W) Fuse Link for **Reliable Low-Voltage Full Family Compatible** Programming
- Full Decoding and Fast Chip Select Simplify System Design
- P-N-P Inputs for Reduced Loading on **System Buffers/Drivers**
- **Applications Include:** Microprogramming/Firmware Loaders Code Converters/Character Generators Translators/Emulators Address Mapping/Look-Up Tables
 - Choice of 3-State or Open-Collector Outputs

description

These monolithic TTL programmable read-only memories (PROMs) feature titanium-tungsten (Ti-W) fuse links with each link designed to program in 20 microseconds. The Schottky-clamped versions of these PROMs offer considerable flexibility for upgrading existing designs or improving new designs as they feature full Schottky clamping for improved performance, low-current MOS-compatible p-n-p inputs, choice of bus-driving three-state or open-collector outputs, and improved chip-select access times.

Data can be electronically programmed, as desired, at any bit location in accordance with the programming procedure specified. All PROMs are supplied with a low-logic level output condition stored at each bit location. The programming procedure open-circuits Ti-W metal links, which reverses the stored logic level at selected locations. The procedure is irreversible; once altered, the output for that bit location is permanently programmed. Outputs that have never been altered may later be programmed to supply the opposite output level. Operation of the unit within the recommended operating conditions will not alter the memory content.

A low level at the chip-select input(s) enables each PROM. The opposite level at any chip-select input causes the outputs to be off.

The three-state output offers the convenience of an open-collector with the speed of a totem-pole output; it can be bus-connected to other similar outputs yet it retains the fast rise time characteristic of the TTL totem-pole output. The open-collector output offers the capability of direct interface with a data line having a passive pull up.

A MJ suffix designates full-temperature circuits (formerly 54 Family) and are characterized for operation over the full military temperature range of -55°C to 125°C. A J or N suffix designates commercialtemperature circuits (formerly 74 Family) and are characterized for operation from 0°C to 70°C.



TBP18S030, TBP18SA030 256 BITS (32 WORDS BY 8 BITS) PROGRAMMABLE READ-ONLY MEMORIES

SDMS024 – SEPTEMBER 1979 – REVISED AUGUST 1984

logic symbol





schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage (see Note 1)	7 V
Input voltage	5.5V
Off-state output voltage	5.5V
Operating free-air temperature range: Full-temperature-range circuits	5°C to 125°C
Commercial-temperature-range circuits	0°C to 70°C
Storage temperature range	5°C to 150°C

recommended conditions for programming TBP18S', TBP18SA PROMs

		MIN	NOM	MAX	UNIT
Supply voltage, Voc (see Note 1)	Steady state	4.75	5	5.25	
	Program pulse	9	9.25	9.5	
	High level, VIH	2.4		5	
	Low level, VIL 0			0.5	1 V
Termination of all outputs except the one to be programmed	Se	cuit			
			(Figure 1))	
Voltage applied to output to be programmed, VO(pr) (see Note 2)		0	0.25	0.3	V
Duration of V _{CC} programming pulse X (see Figure 2 and Note 3)		15	25	100	μs
Programming duty cycle for Y pulse		_	25	35	%
Free-air temperature		20	25	30	°C

NOTES: 1. Voltage values are with respect to network ground terminal. The supply voltage rating does not apply during programming.
2. The TBP18S030, TBP18SA030 are supplied with all bit locations containing a low logic level, and programming a bit changes the output of the bit to high logic level.



programming procedure

- 1. Apply steady-state supply voltage (V_{CC} = 5 V) and address the word to be programmed.
- 2. Verify that the bit location needs to be programmed. If not, proceed to the next bit.
- 3. If the bit requires programming, disable the outputs by applying a high-logic level voltage to the chip-select input(s).
- 4. Only one bit location is programmed at a time. Connect each output not being programmed to 5 V through 3.9 kΩ and apply the voltage specified in the table to the output to be programmed. Maximum current into the programmer output is 150 mA.
- 5. Step V_{CC} to 9.25 nominal. Maximum supply current required during programming is 750 mA.
- 6. Apply a low-logic-level voltage to the chip-select input(s). This should occur between 1 μ s and 1 ms after V_{CC} has reached its 9.25 level. See programming sequence of Figure 2.
- 7. After the X pulse time is reached, a high logic level is applied to the chip-select inputs to disable the outputs.
- 8. Within the range of 1 μ s to 1 ms after the chip-select input(s) reach a high logic level, V_{CC} should be stepped down to 5 V at which level verification can be accomplished.
- 9. The chip-select input(s) may be taken to a low logic level (to permit program verification) 1 μ s or more after V_{CC} reaches its steady-state value of 5 V.
- 10. At a Y pulse duty cycle of 35% or less, repeat steps 1 through 8 for each output where it is desired to program a bit.
- Verify accurate programming of every word after all words have been programmed using V_{CC} values of 4.5 and 5.5 volts.





TBP18S030, TBP18SA030 256 BITS (32 WORDS BY 8 BITS) PROGRAMMABLE READ-ONLY MEMORIES

SDMS024 – SEPTEMBER 1979 – REVISED AUGUST 1984

recommended operating conditions (see Note 4)

DADAMETER	Т	LINUT				
PARAMETER	MIN	NOM	MAX			
	MJ	4.5	5	5.5	v	
Supply voltage, VCC	J, N	4.75	5	5.25	v	
	MJ			2		
Hign-level output current, IOH	J,N			-6.5	- mA	
Low-level output current, IOL				20	mA	
	MJ	—55		125	00	
Operating free-air temperature, 1A	J ,N	0		70		

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Note 4)

			F	ULL TEN	IP	CC			
	PARAMETER	TEST CONDITIONS [†]		(MJ)				UNIT	
			MIN	TYP‡	MAX	MIN	TYP‡	MAX	
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage			·	0.8			0.8	V
VIK	Input clamp voltage	V _{CC} = MIN, I _I = —18 mA			-1.2			-1.2	V
∨он	High-level output voltage	$V_{CC} = MIN, V_{IH} = 2V,$ $V_{IL} = 0.8V, I_{OH} = MAX$	2.4	3.4		2.4	3.2		v
VOL	Low-level output voltage	$V_{CC} = MIN, V_{IH} = 2V,$ $V_{IL} = 0.8V, I_{OL} = MAX$			0.5			0.5	v
юzн	Off-state output current, high-level voltage applied	V _{CC} = MAX, V _{IH} = 2 V, V _O = 2.4 V			50			50	μA
lozl	Off-state output current, low-level voltage applied	V _{CC} = MAX, V _{IH} = 2 V, V _O = 0.5 V			—50			50	μΑ
ų	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V,			1			1	mA
١н	High-level input current	V _{CC} = MAX, V _I = 2.7 V			25			25	μΑ
μL	Low-level input current	V _{CC} = MAX, V _I = 0.5 V			-0.25			-0.25	mA
los	Short-circuit output current§	V _{CC} = MAX,	-30		-100	30		-100	mA
lcc	Supply current	V _{CC} = MAX, Chip select(s) at 0 V, Outputs open, See Note 5		80	110		80	110	mA

switching characteristics over recommended ranges of TA and VCC (unless otherwise noted)

ТҮРЕ	TEST CONDITIONS	ta(A) test ACCESS TIME FROM ACCESS CONDITIONS ADDRESS SELECTIONS		^t a(S) S TIME FR T (ENABL	OM CHIP E TIME)	^t dis DISABLE TIME FROM HIGH OR LOW LEVEL			UNIT		
		MIN	TYP‡	MAX	MIN	τγρ‡	MAX	MIN	түр‡	MAX	
TBP18S030MJ	$C_L = 30 \text{ pF for}$ $t_a(A)$ and $t_a(S)$,		25	50		12	30		8	30	ns
TBP18S030	5 pF for t _{dis} , See Note 6		25	40		12	25		8	20	ns

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \text{ °C}$.

§Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

NOTES: 4. MJ designates full-temperature circuits (formerly 54 Family), J and N designate commercial-temperature circuits (formerly 74 Family).

5. The typical values of I_{CC} are with all outputs low.



TBP18S030, TBP18SA030 256 BITS (32 WORDS BY 8 BITS) PROGRAMMABLE READ-ONLY MEMORIES

SDMS024 – SEPTEMBER 1979 – REVISED AUGUST 1984

recommended operating conditions (see Note 4)

	Т				
PARAMETEI	MIN	NOM	MAX		
	MJ	4.5	5	5.5	v
Supply voltage, vCC	J, N	4.75	5	5.25	V
High-level output voltage, VOH				5.5	V
Low-level output current, IOL				20	mA
Operating free air temperature T	MJ	-55		125	°C
	J, N	0		70	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	MIN	түр‡	MAX	UNIT	
VIH	High-level input voltage			2			V	
VIL	Low-level input voltage					0.8	V	
VIK	Input clamp voltage	V _{CC} = MIN,	lj = —18mA			-1.2	V	
lou		$V_{CC} = MIN,$	V _{OH} = 2.4 V			50		
юн ———————		V _{IL} = 0.8 V	V _{OH} = 5.5 V			100	μ-	
Voi		V _{CC} = MIN,	V _{IH} = 2 V,		0.5	v		
VOL	Low-level output voltage	V _{IL} = 0.8 V,	^I OL = MAX	0.5			v	
ų	Input current at maximum input voltage	V _{CC} = MAX,	V ₁ = 5.5 V			1	mA	
μн	High-level input current	V _{CC} = MAX,	V ₁ = 2.7 V			25	μA	
կլ	Low-level input current	V _{CC} = MAX,	V _I = 0.5 V			-0.25	mA	
lcc	Supply current	V _{CC} = MAX, Chip select(s) at (See Note 5) V, Outputs open,		80	110	mA	

switching characteristics over recommended ranges of TA and VCC (unless otherwise noted)

TYPE TBP18SA030MJ TBP18SA030	TEST CONDITIONS	ACCI	^t (A) ESS TIME ADDRES	FROM S	ACC (^t a(S) ACCESS TIME FROM CHIP SELECT (ENABLE TIME)			^t PLH PROPAGATION DELAY TIME, LOW-TO-HIGH-LEVEL OUTPUT FROM CHIP SELECT (DISABLE TIME)		
	l	MIN	ΤΥΡ‡	MAX	MIN	TYP‡	MAX	MIN	TYP‡	MAX	
TBP18SA030MJ	C _L = 30pF, R _{L1} = 300 Ω,		25	50		12	30		12	30	ns
TBP18SA030	R _{L2} = 600 Ω, See Note 6		25	40		12	25		12	25	ns

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. [‡]All typical values are at $V_{CC} = 5 V$, $T_A = 25 °C$.

NOTES: 4. MJ designates full-temperature circuits (formerly 54 Family), J and N designate commercial-temperature circuits (formerly 74 Family).

5. The typical values of $I_{\mbox{\scriptsize CC}}$ are with all outputs low.

6. Load circuits and voltage waveforms are shown in Section 1.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with <u>statements different from or beyond the parameters</u> stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products. www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2001, Texas Instruments Incorporated

Product Folder: JBP18S030, 32X8 Bi-Polar PROM



PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS | PRICING/AVAILABILITY/PKG | APPLICATION NOTES | USER GUIDES | MORE LITERATURE

JBP18S030, 32X8 Bi-Polar PROM

DEVICE STATUS: ACTIVE

PARAMETER NAME	JBP18S030
Voltage Node (nom) (V)	5
FEATURES	

Back to Top

- Titamium-Tungsten (Ti-W) Fuse Link for Reliable Low-Voltage Full Family Compatible Programming
- Full Decoding and Fast Chip Select Simplify System Design
- P-N-P Inputs for Reduced Loading on System Buffers/Drivers
- Applications Include:
 - Microprogramming/Firmware Loaders
 - Code Converters/Character Generators
 - Translators/Emulators
 - Address Mapping/Look-Up Tables
- Choice of 3-State or Open-Collector Outputs

DESCRIPTION

▲Back to Top

These monolithic TTL programmable read-only memories (PROMs) feature titanium-tungsten (Ti-W) fuse links with each link designed to program in 20 microseconds. The Schottky-clamped versions of these PROMs offer considerable flexibility for upgrading existing designs or improving new designs as they feature full Schottky clamping for improved performance, low-current MOS-compatible p-n-p inputs, choice of bus-drive three-state or open-collector outputs, and improved chip-select access times.

Data can be electronically programmed, as desired, at any bit location in accordance with the programming procedure specified. All PROMs are supplied with a low-logic level output condition stored at each bit location. The programming procedure open-circuits Ti-W metal links, which reverses the stored logic level at selected locations. The procedure is irreversible; once altered, the output for that bit location is permanently programmed. Outputs that have never been altered may late be programmed to supply the opposite output level. Operation of the unit within the recommended operating conditions will not alter the memory content.

A low level at the chip-select input (s) enables each PROM. The opposite level at any chip-select input causes the outputs to be off.

The three-state output offers the convenience of an open-collector with the speed of the totem-pole output; it can be bus-connected to other similar outputs yet it retains the fast rise time characteristic of the TTL totem-pole output. The open-collector offers the capability of direct interface with a data line having a passive pull up.

A MJ suffix designates full-temperature circuits (formerly 54 family) and are characterized for operation over the full military temperature range of -55°C to 125°C. A J or N suffix designates commercial-temperature circuits (formerly 74 family) and are characterized for operation from 0°C to 70°C.

Back to Top

TECHNICAL DOCUMENTS

To view the following documents, <u>Acrobat Reader 4.0</u> is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET

Full datasheet in Acrobat PDF: jbp18s030.pdf (247 KB) (Updated: 08/01/1984)

APPLICATION NOTES

▲Back to Top

Back to Top

Product Folder: JBP18S030, 32X8 Bi-Polar PROM

- Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits (SZZA026 Updated: 06/20/2001)
- Understanding and Interpreting Texas Instruments Standard-Logic Products Data Sh (Rev. A) (SZZA036A Updated: 02/27/2003)

MORE LITERATURE

Back to Top

- Enhanced Plastic Portfolio Brochure (SGZB004, 387 KB Updated: 08/19/2002)
- Logic Reference Guide (SCYB004, 1032 KB Updated: 10/23/2001)
- MicroStar Junior BGA Design Summary (SCET004, 167 KB Updated: 07/28/2000)
- Military Brief (SGYN138, 803 KB Updated: 10/10/2000)
- Overview of IEEE Std 91-1984, Explanation of Logic Symbols Training Booklet (Rev. A) (SDYZ001A, 138 KB Updated: 07/01/1996)
- Palladium Lead Finish User's Manual (SDYV001, 2041 KB Updated: 11/01/1996)
- QML Class V Space Products Military Brief (Rev. A) (SGZN001A, 257 KB Updated: 10/07/2002)

USER GUIDES

▲Back to Top

• LOGIC Pocket Data Book (SCYD013, 4837 KB - Updated: 12/05/2002)

PRICING/A	VAILABILIT	Y/PKG						Back to Top						
DEVICE INFORMATION Updated Daily								TI INVENTORY STATUS As Of 08:00 AM GMT, 17 Apr 2003			REPORTED DISTRIBUTOR INVENTORY As Of 08:00 AM GMT, 17 Apr 2003			
ORDERABLE DEVICE	LE STATUS PACKAGE TYPE PINS			<u>TEMP (°C)</u>	<u>DSCC</u> <u>NUMBER</u>	PRODUCT CONTENT	<u>BUDGETARY</u> <u>PRICING</u> QTY \$US	<u>STD</u> <u>PACK</u> <u>QTY</u>	IN STOCK	<u>IN PROGRESS</u> QTY DATE	LEAD TIME	DISTRIBUTOR COMPANY REGION	IN STOCK	PURCHASE
JBP18S030MJ	ACTIVE	CDIP (J)	16	-55 TO 125		<u>View Contents</u>	1KU 16.22	1	<u>0</u> *	100 12 May	5 WKS	<u>Avnet</u> Americas	37	BUY NOW
										>10k 20 May				
JBP18S030MW	ACTIVE	<u>CFP</u> (W)	16	-55 TO 125		View Contents	1KU 27.03	1	<u>0</u> *	>10k 20 May	5 WKS	None Reported <u>View Distributors</u>		

Table Data Updated on: 4/17/2003

Products | Applications | Support | my.TI

TEXAS INSTRUMENTS © Copyright 1995-2002 Texas Instruments Incorporated. All rights reserved. Trademarks | Privacy Policy | Terms of Use