
SLA7024M, SLA7026M, and SMA7029M

Data Sheet 28201

HIGH-CURRENT PWM, UNIPOLAR STEPPER MOTOR CONTROLLER/DRIVERS



 $T_{stg} \cdots \cdots \cdots \cdots \cdots \cdots \cdots \cdots -40^{\circ}C \text{ to } +150^{\circ}C$

The SLA7024M, SLA7026M, and SMA7029M are designed for high-efficiency and high-performance operation of 2-phase, unipolar stepper motors. An automated, innovative packaging technology combined with power FETs and monolithic logic/control circuitry advances power multi-chip modules (PMCMs[™]) toward the complete integration of motion control. Highly automated manufacturing techniques provide low-cost and exceptionally reliable PMCMs suitable for controlling and directly driving a broad range of 2-phase, unipolar stepper motors. The three stepper motor multi-chip modules differ primarily in output current ratings (1.5 A or 3.0 A) and package style.

All three PMCMs are rated for an absolute maximum limit of 46 V and utilize advanced NMOS FETs for the high-current, high-voltage driver outputs. The avalanche-rated (≥100 V) FETs provide excellent ON resistance, improved body diodes, and very-fast switching. The multi-chip ratings and performance afford significant benefits and advantages for stepper drives when compared to the higher dissipation and slower switching speeds associated with bipolar transistors. Normally, heat sinks are not required for the SLA7024M or SMA7029M. The SLA7026M, in demanding, higher-current systems designs, necessitates suitable heat transfer methods for reliable operation.

Complete applications information is given on the following pages. PWM current is regulated by appropriately choosing current-sensing resistors, a voltage reference, a voltage divider, and RC timing networks. The RC components limit the OFF interval and control current decay. Inputs are compatible with 5 V logic and microprocessors.

BENEFITS AND FEATURES

- Cost-Effective, Multi-Chip Solution
- 'Turn-Key' Motion-Control Module
- Motor Operation to 3 A and 46 V
- 3rd Generation High-Voltage FETs
- 100 V, Avalanche-Rated NMOS
- Low r_{DS(on)} NMOS Outputs
- Advanced, Improved Body Diodes
- Single-Supply Motor/Module Operation
- Half- or Full-Step Unipolar Drive
- High-Efficiency, High-Speed PWM
- Dual PWM Current Control (2-Phase)
- Programmable PWM Current Control
- Low Component Count PWM Drive
- Low Internal Power Dissipation
- Heat Sinking (Normally) Unnecessary
- Electrically Isolated Power Tab
- Logic IC- and µP-Compatible Inputs
- Machine-Insertable Package


Always order by complete part number:

Part Number	Package	Output Current
SLA7024M	18-Lead Power-Tab SIP	1.5 A
SLA7026M	18-Lead Power-Tab SIP	3.0 A
SMA7029M	15-Lead SIP	1.5 A






SLA7024M and SLA7026M FUNCTIONAL BLOCK DIAGRAM



Note that channels A and B are electrically isolated.

SMA7029M FUNCTIONAL BLOCK DIAGRAM




Note that except for the control supply, channels A and B are electrically isolated.



115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000 Copyright © 1994 Allegro MicroSystems, Inc.



ALLOWABLE PACKAGE POWER DISSIPATION




¶ ₹ CONTROL/LOGIC CONTROL/LOGIC ¥⊾ 7 ŀ VREF /RFF 202 8 ₹ ₹ 12 REFERENCE B F 15 17 18 11 13 16 OUT_B SENSE_B OUTA REFERENCEA N ٩ OUTĀ CNTRL SPLY _B OFF DELAY_B GROUND B ы И И N N B OUT_B OFF DELAY A GROUND A CNTRL SPLY_A SENSEA Dwg. PK-006

ELECTRICAL CHARACTERISTICS at $T_{\Delta} = +25^{\circ}C$

			Limits			
Characteristic	Symbol	Test Conditions	Min	Тур	Max	Units
FET Leakage Current	I _{DSS}	V _{DS} = 100 V, V _{CC} = 44 V	—	—	4.0	mA
FET ON Voltage	V _{DS(ON)}	(SLA7024M & SMA7029M) V_{CC} = 14 V, I_{OUT} = 1 A		—	600	mV
		(SLA7026M) V _{CC} = 14 V, I _{OUT} = 3 A		_	850	mV
FET ON Resistance	r _{DS(on)}	(SLA7024M & SMA7029M) V_{CC} = 14 V, I_{OUT} = 1 A	_	_	600	mΩ
		(SLA7026M) V _{CC} = 14 V, I _{OUT} = 3 A	—		285	mΩ
Body Diode	V _{SD}	(SLA7024M & SMA7029M) I _{OUT} = -1 A	_	0.9	1.5	V
Forward Voltage		(SLA7026M) I _{OUT} = –3 A		0.9	1.6	V
Control Supply Voltage	V _{CC}	Operating	10	24	44	V
Control Supply Current	I _{cc}	$V_{CC} = 44 V$	_	10	15	mA
Input Current	I _{IN(H)}	$V_{CC} = 44 \text{ V}, \text{ V}_{IN} = 2.4 \text{ V}$		—	40	μΑ
	I _{IN(L)}	V _{IN} = 0.4 V		—	-800	μΑ
Input Voltage	V _{IN(H)}		2.0	_	_	V
	V _{IN(L)}		_	—	0.8	V

NOTE: Negative current is defined as coming out of (sourcing) the specified device pin.

SLA7024M and SLA7026M



TRUTH TABLES (Device Types as Designated)

WAVE DRIVE (FULL STEP) for SLA7024M and SLA7026M

Sequence	0	1	2	3	0
Input A	н	L	L	L	н
Input A	L	L	Н	L	L
Input B	L	Н	L	L	L
Input B	L	L	L	Н	L
Output ON	А	В	Ā	В	Α

2-PHASE (FULL STEP) OPERATION for SLA7024M and SLA7026M

Sequence	0	1	2	3	0
Input A	Н	L	L	н	Н
Input A	L	Н	Н	L	L
Input B	Н	Н	L	L	Н
Input B	L	L	Н	Н	L
Outputs ON	AB	ΑB	ĀB	AB	AB


HALF-STEP OPERATION (2-1-2 SEQUENCE) for SLA7024M, SLA7026M, and SMA7029M

Sequence	0	1	2	3	4	5	6	7	0
Input A	Н	Н	L	L	L	L	L	Н	Н
Input \overline{A} or t_{dA}^*	L	L	L	Н	н	Н	L	L	L
Input B	L	Н	Н	Н	L	L	L	L	L
Input \overline{B} or t_{dB}^*	L	L	L	L	L	Н	н	Н	L
Output(s) ON	А	AB	В	ĀB	Ā	AB	B	AB	A

*Logic signals to external open-collector inverter connected to t_{dA} and t_{dB} .







(SMA7029M Only)

WAVE DRIVE (FULL STEP) for SMA7029M

Sequence	0	1	2	3	0
Input A	Н	L	L	L	Н
Input tdA*	L	L	Н	L	L
Input B	L	Н	L	L	L
Input tdB*	L	L	L	Н	L
Output ON	Α	В	A	В	Α

*Logic signals to external open-collector inverter connected to t_{dA} and t_{dB} .

2- PHASE (FULL STEP) OPERATION for SMA7029M

Sequence	0	1	2	3	0
Input A	Н	Н	L	L	Н
Input B	L	Н	Н	L	L
Outputs ON	AB	AB	AB	AB	AB

APPLICATIONS INFORMATION

REGULATING THE PWM OUTPUT CURRENT

The output current (and motor coil current) waveform is illustrated in Figure 1. Setting the PWM current trip point requires various external components:

 V_{b} = Reference supply (typically 5 V)

 R_1 , R_2 = Voltage-divider resistors in the reference supply circuit

R_s = Current sensing resistor(s)

NOTE: The maximum allowable V_{REF} input voltage is 2.0 V. The voltage-divider must be selected accordingly.

Normal PWM (Full-Current/Running) Mode

 I_{OUT} is set to meet the specified running current for the motor (Figure 2) and is determined by:

$$I_{OUT} \approx \frac{V_{REF}}{R_S}$$
 (1)

or, if V_{RFF} is not known

$$I_{OUT} \approx \frac{R_2}{R_1 + R_2} \bullet \frac{V_b}{R_s}$$
(2)
PHASE A




FIGURE 1. PHASE A COIL CURRENT WAVEFORM




FIGURE 2. PWM CONTROL (RUN MODE)



Dwg. WK-001

Allegro® MicroSystems, Inc.

For given values of R₁, R₂, and V_b (V_{REF} \approx 0.82 V), Figure 3 illustrates output current as a function of current-sensing resistance (R_s).




FIGURE 3. CURRENT-SENSING RESISTANCE

Reduced/Holding Current Mode

Additional circuitry (Figure 4) enables reducing motor current. The external transistor changes the voltage-divider ratio, V_{REF}, and reduces the output current. I_{HOLD} is determined by resistors R₂ and R_x in parallel:

$$I_{HOLD} \approx \frac{R_2 R_X}{R_1 R_2 + R_1 R_X + R_2 R_X} \bullet \frac{V_b}{R_s}$$
(3)

or
$$I_{HOLD} \approx \frac{R_2'}{R_1 + R_2'} \bullet \frac{V_b}{R_s}$$
 (4)

where R_2' = the equivalent value of R_2 and R_x in parallel.





FIGURE 4. HOLD CURRENT MODE

For given values of R₁, R₂, and V_b (V_{REF} \approx 0.82 V), Figures 5A and 5B illustrate output holding current as a function of R_X for two values of current-sensing resistance (R_S).





NOTE: Holding current determines holding torque, which is normally greater than running torque. Consult motor manufacturer for recommended safe holding current and motor winding temperature limits in "standstill" or "detent" mode.

The MOSFET outputs create ringing noise with PWM, but the RC filter precludes malfunctions. The comparator operation is affected by R_5 and C_3 and, thus, current overshoot is influenced by component values. Empirical adjustment to "fine-tune" the current limit is likely.






DETERMINING THE MOTOR PWM FREQUENCY

The modules function asynchronously, with PWM OFF time fixed by R₂ and C_1 at input t_d. The OFF time can be calculated as:

$$t_{OFF} \approx -\vec{R}_3 \bullet C_1 \bullet \log_n \left(1 - \frac{2}{V_h}\right)$$
(5)

Recommended circuit constants and t_{OFF} are:

 $V_{\rm b} = 5 \, \rm V$ $\tilde{R_3} = 47 \text{ k}\Omega$ $C_1 = 470 \text{ pF}$



POWER DISSIPATION CALCULATIONS

Excepting high-current applications utilizing the SLA7026M above approximately 2.0 A at +65°C (with 2-phase operation), the need for heat sinks is rare. The basic constituents of conduction losses (internal power dissipation) include:

- (a) FET output power dissipation $(I_{OUT}^2 \bullet r_{DS(on)} \text{ or } I_{OUT} \bullet V_{DS(ON)})$, (b) FET body diode power dissipation $(V_{SD} \bullet I_{OUT})$, and
- (c) control circuit power dissipation ($V_{cc} \bullet I_{cc}$).

Device conduction losses are calculated based on the operating mode (wave drive, half-step, or 2-phase). Assuming a 50% output duty cycle:
$$\begin{split} & \text{Wave Drive} = 0.5 \ (I_{\text{OUT}}^{2} \bullet r_{\text{DS(on)}}) + 0.5 \ (V_{\text{SD}} \bullet I_{\text{OUT}}) + (V_{\text{CC}} \bullet 15 \text{ mA}) \\ & \text{Half-Step} = 0.75 \ (I_{\text{OUT}}^{2} \bullet r_{\text{DS(on)}}) + 0.75 \ (V_{\text{SD}} \bullet I_{\text{OUT}}) + (V_{\text{CC}} \bullet 15 \text{ mA}) \\ & 2\text{-Phase} = (I_{\text{OUT}}^{2} \bullet r_{\text{DS(on)}}) + (V_{\text{SD}} \bullet I_{\text{OUT}}) + (V_{\text{CC}} \bullet 15 \text{ mA}) \end{split}$$

PACKAGE RATINGS/DERATING FACTORS

Thermal ratings/deratings for the multi-chip module packages vary slightly. Normally, the SLA7024M and SMA7029M do not need heat sinking when operated within maximum specified output current (≤1.0 A with 2-phase drive) unless the design ambient temperature also exceeds +60°C. Thermal calculations must also consider the temperature effects on the output FET ON resistance. The applicable thermal ratings for the PMCM packages are:

SLA7024M and SLA7026M 18-Lead Power-Tab SIP

 $R_{\Theta JA} = 28^{\circ}$ C/W (no heat sink) or 4.5 W at +25°C and a derating factor of -36 mW/°C for operation above +25°C. $R_{\Theta JC} = 5^{\circ}$ C/W.

SMA7029M 15-Lead SIP

 $R_{\Theta JA} = 31^{\circ}C/W$ (no heat sink) or 4.0 W at +25°C and a derating factor of -32 mW/°C for operation above +25°C. $R_{\Theta JC} = 6^{\circ}C/W$.

TEMPERATURE EFFECTS ON FET r

Analyzing safe, reliable operation includes a concern for the relationship of NMOS ON resistance to junction temperature. Device package power calculations must include the increase in ON resistance (producing higher output ON voltages) caused by higher operating junction temperatures. Figure 8 provides a normalized ON resistance curve, and all thermal calculations should consider increases from the given +25°C limits, which may be caused by internal heating during normal operation.





FIGURE 8. NORMALIZED ON RESISTANCE vs TEMPERATURE








NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.

- 2. Recommended mounting hardware torque: 4.34 5.79 lbf•ft (6 8 kgf•cm or 0.588 0.784 Nm).
 - 3. The hatched area is exposed (electrically isolated) heat spreader.
 - 4. Recommend use of metal-oxide-filled, alkyl-degenerated oil base, silicone grease (Dow Corning 340 or equivalent).



NOTE: Exact body and lead configuration at vendor's option within limits shown.

The products described here are manufactured in Japan by Sanken Electric Co., Ltd. for sale by Allegro MicroSystems, Inc.

Sanken Electric Co., Ltd. and Allegro MicroSystems, Inc. reserve the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the design of their products.

The information included herein is believed to be accurate and reliable. However, Sanken Electric Co., Ltd. and Allegro MicroSystems, Inc. assume no responsibility for its use; nor for any infringements of patents or other rights of third parties which may result from its use.



